What Is Claimed Is:

1	1. A memory array comprising:
2	a first row of transistors and a second row of transistors being located in adjacent
3	rows;
4	a first word line connected to each of said first row of transistors; and
5	a second word line connected to each of said second row of transistors,
6	wherein a layer forming said first word line is laid on top of a layer forming said
7	second word line in a layout forming said memory array.
1	2. The memory array of claim 1, wherein each of said first row of transistors and said
2	second row of transistors comprises:
3	a diffusion layer forming a drain area and a source area;
4	a poly-silicon layer forming a gate area for said first row of transistors and said second
5	row of transistors; and
6	a metall layer forming said first word line.
1	3. The memory array of claim 2, further comprising a metal2 layer forming said
2	second word line.
1	4. The memory array of claim 3, further comprising a metal3 layer forming a
2	plurality of bit lines.
1	5. The memory array of claim 4, further comprising a contact layer to connect said

- 6. The memory array of claim 5, further comprising a Via1 layer, wherein said Via1 layer and said contact layer connect said metal2 layer to said poly-silicon layer forming said gate area of said second row of transistors.
- 7. The memory array of claim 6, further comprising a plurality of metal islands formed by said metal1 layer, said metal2 layer, said metal3 layer, said Vial layer and said contact layer.
 - 8. The memory array of claim 7, wherein a Via2 layer is used with each of said plurality of metal islands to program a corresponding bit cell to either 0 or 1.
 - 9. The memory array of claim 8, further comprising a power strap formed by said metal1 layer, said metal2 layer, said metal3 layer, said Via1 layer, said Via2 layer, and said contact layer, wherein said contact layer connects Vss to said source area of each of said first row of transistors and said second row of transistors.
 - 10. The memory array of claim 2, further comprising a metal3 layer forming said second word line.
- 11. The memory array of claim 10, further comprising a metal2 layer forming a plurality of bit lines.

1	12. The memory array of claim 11, further comprising a contact layer to connect said
2	metall layer to said poly-silicon layer forming said gate area of said first row of transistors.
1	13. The memory array of claim 12, further comprising a Via1 layer and a Via2 layer,
2	wherein said Via1 layer, said Via2 layer and said contact layer connect said metal3 layer to
3.	said poly-silicon layer forming said gate area of said second row of transistors.
1	14. The memory array of claim 13, further comprising a plurality of metal islands
2	formed by said metal1 layer, said metal2 layer, said metal3 layer, said Via1 layer and said
3	contact layer.
1	15. The memory array of claim 7, wherein a Vial layer is used with each of said
2	plurality of metal islands to program a corresponding bit cell to either 0 or 1.
1	16. The memory array of claim 8, further comprising a power strap formed by said
2	metal1 layer, said metal2 layer, said metal3 layer, said Via1 layer, said Via2 layer, and said
3	contact layer, wherein said contact layer connects Vss to said source area of each of said first
4	row of transistors and said second row of transistors.
	·
1	17. A memory unit comprising:
2	a memory array comprising:
3	a first row of transistors and a second row of transistors being located

Page 20 of 30

TI-36690

Patent

4	in adjacent rows, wherein each of said first row of transistors and said second
5	row of transistors is designed to store a bit value;
6	a first word line connected to each of said first row of transistors; and
7	a second word line connected to each of said second row of transistors
8	wherein a layer forming said first word line is laid on top of a layer
9	forming said second word line in a layout forming said memory array;
10	a decoder circuit receiving an address identifying one of said first row of transistors
11	and said second row of transistors, and retrieving said bit value stored in the transistor
12	identified by said address.
1	18. The memory unit of claim 17, wherein each of said first row of transistors and
2	said second row of transistors comprises:
3	a diffusion layer forming a drain area and a source area;
4	a poly-silicon layer forming a gate area for said first row of transistors and said second
5	row of transistors; and
6	a metall layer forming said first word line.
1	19. The memory unit of claim 18, further comprising a metal2 layer forming said
2	second word line.
1	20. The memory unit of claim 19, further comprising a metal3 layer forming a
2	plurality of bit lines.

l	21. The memory unit of claim 20, further comprising a contact layer to connect said
2	metall layer to said poly-silicon layer forming said gate area of said first row of transistors.
l	22. The memory unit of claim 21, further comprising a Vial layer, wherein said Vial
2	layer and said contact layer connect said metal2 layer to said poly-silicon layer forming said
3	gate area of said second row of transistors.
1	23. The memory unit of claim 22, further comprising a plurality of metal islands
2	formed by said metal1 layer, said metal2 layer, said metal3 layer, said Vial layer and said
3	contact layer.
1	24. The memory unit of claim 23, wherein a Via2 layer is used with each of said
2	plurality of metal islands to program a corresponding bit cell to either 0 or 1.
l	25. The memory unit of claim 24, further comprising a power strap formed by said
2	metal1 layer, said metal2 layer, said metal3 layer, said Via1 layer, said Via2 layer, and said
3	contact layer, wherein said contact layer connects Vss to said source area of each of said first
4	row of transistors and said second row of transistors.
l	26. The memory unit of claim 18, further comprising a metal3 layer forming said
2	second word line.

Patent Page 22 of 30 TI-36690

27. The memory unit of claim 26, further comprising a metal2 layer forming a

- 28. The memory unit of claim 27, further comprising a contact layer to connect said metall layer to said poly-silicon layer forming said gate area of said first row of transistors.
 - 29. The memory unit of claim 28, further comprising a Via1 layer and a Via2 layer, wherein said Via1 layer, said Via2 layer and said contact layer connect said metal3 layer to said poly-silicon layer forming said gate area of said second row of transistors.
 - 30. The memory unit of claim 29, further comprising a plurality of metal islands formed by said metal1 layer, said metal2 layer, said metal3 layer, said Vial layer and said contact layer.
 - 31. The memory unit of claim 23, wherein a Vial layer is used with each of said plurality of metal islands to program a corresponding bit cell to either 0 or 1.
 - 32. The memory unit of claim 24, further comprising a power strap formed by said metal1 layer, said metal2 layer, said metal3 layer, said Via1 layer, said Via2 layer, and said contact layer, wherein said contact layer connects Vss to said source area of each of said first row of transistors and said second row of transistors.
 - 33. The memory unit of claim 32, wherein said memory unit represents a ROM.

1	34. A device comprising:
2	a memory array comprising:
3	a first row of transistors and a second row of transistors being located
4	in adjacent rows, wherein each of said first row of transistors and said second
5	row of transistors is designed to store a bit value;
6	a first word line connected to each of said first row of transistors; and
7	a second word line connected to each of said second row of transistors,
8	wherein a layer forming said first word line is laid on top of a layer
9	forming said second word line in a layout forming said memory array;
10	a decoder circuit receiving an address identifying one of said first row of transistors
11	and said second row of transistors, and retrieving said bit value stored in the transistor
12	identified by said address; and
13	a processing unit receiving said bit value.
1	35. The device of claim 34, wherein each of said first row of transistors and said
2	second row of transistors comprises:
3	a diffusion layer forming a drain area and a source area;
4	a poly-silicon layer forming a gate area for said first row of transistors and said second
5	row of transistors; and
6	a metall layer forming said first word line.
1	36. The device of claim 35, further comprising a metal2 layer forming said second
2	word line

1	37. The device of claim 36, further comprising a metal3 layer forming a plurality of
2	bit lines.
1	38. The device of claim 37, further comprising a contact layer to connect said metal1
2	layer to said poly-silicon layer forming said gate area of said first row of transistors.
1	39. The device of claim 38, further comprising a Via1 layer, wherein said Via1 layer
2	and said contact layer connect said metal2 layer to said poly-silicon layer forming said gate
3	area of said second row of transistors.
1 2	40. The device of claim 39, further comprising a plurality of metal islands formed by said metal1 layer, said metal2 layer, said metal3 layer, said Via1 layer and said contact layer.
1	41. The device of claim 40, wherein a Via2 layer is used with each of said plurality
2	of metal islands to program a corresponding bit cell to either 0 or 1.
1	42. The device of claim 41, further comprising a power strap formed by said metal1
2	layer, said metal2 layer, said metal3 layer, said Via1 layer, said Via2 layer, and said contact
3 4	layer, wherein said contact layer connects Vss to said source area of each of said first row of transistors and said second row of transistors.

1

43. The device of claim 35, further comprising a metal3 layer forming said second

2 word line. 44. The device of claim 43, further comprising a metal2 layer forming a plurality of 1 2 bit lines. 45. The device of claim 44, further comprising a contact layer to connect said metal1 1 2 layer to said poly-silicon layer forming said gate area of said first row of transistors. 46. The device of claim 45, further comprising a Via1 layer and a Via2 layer, wherein 1 said Via1 layer, said Via2 layer and said contact layer connect said metal3 layer to said poly-2 3 silicon layer forming said gate area of said second row of transistors. 47. The device of claim 46, further comprising a plurality of metal islands formed by 1 said metal 1 layer, said metal 2 layer, said metal 3 layer, said Via 1 layer and said contact layer. 2 1 48. The device of claim 40, wherein a Vial layer is used with each of said plurality of metal islands to program a corresponding bit cell to either 0 or 1. 2 1 49. The device of claim 41, further comprising a power strap formed by said metal1 2 layer, said metal2 layer, said metal3 layer, said Via1 layer, said Via2 layer, and said contact 3 layer, wherein said contact layer connects Vss to said source area of each of said first row of

transistors and said second row of transistors.

4

1	30. A method of manufacturing a memory array containing a first row of transistors,
2	a second row of transistors, a first word line and a second word line, wherein said first word
3	line is coupled to each of said first row of transistors and said second word line is coupled
4	to each of said second row of transistors, said method comprising:
5	laying a first layer representing said first word line; and
6	laying a second layer representing said second word line, wherein said second layer
7	is laid on top of said first layer.
1	51. The method of claim 50, further comprising:
2	implanting a diffusion layer in a substrate to form a source area and a drain area
3	corresponding to each of said first row of transistors and said second row of transistors;
4	depositing a first poly-silicon layer to form a gate area corresponding to each of said
5	first row of transistors;
6	depositing a second poly-silicon layer to form a gate area corresponding to each of
7	said second row of transistors; and
8	laying via layers to connect said first poly-silicon layer to said first layer, and said
9	second poly-silicon layer to said second layer;
1	52. The method of claim 51, wherein said first layer is formed by a metal1 layer and
2	said second layer is formed by a metal2 layer.
1	53. The method of claim 52, further comprising:
2	depositing metal3 layer to form a plurality of bit lines and a plurality of metal islands,

3	wherein each of plurality of metal islands is also formed by said metal1 layer and said metal2
4	layer.
1	54. The method of claim 53, further comprising:
2	laying a plurality of contact layers to connect said diffusion layer to each of said
3	plurality of metal islands, and said metal1 layer to each of said first poly-silicon layer and
4	second poly-silicon layer.
1	55. The method of claim 54, further comprising:
2	laying via2 layer only in some of said plurality of metal islands requiring
3	programming of a first logical value.
1	56. The method of claim 51, wherein said first layer is formed by a metal1 layer and
2 .	said second layer is formed by a metal3 layer.
1 .	57. The method of claim 56, further comprising:
2	depositing metal2 layer to form a plurality of bit lines and a plurality of metal islands,
3	wherein each of plurality of metal islands is also formed by said metal1 layer and said metal3
4	layer.
1	58. The method of claim 57, further comprising:
2	laying a plurality of contact layers to connect said diffusion layer to each of said
3	plurality of metal islands, and said metal1 layer to each of said first poly-silicon layer and

Page 28 of 30

TI-36690

Patent

- 4 second poly-silicon layer.
- 1 59. The method of claim 58, further comprising:
- 2 laying vial layer only in some of said plurality of metal islands requiring
- 3 programming of a first logical value.